The piezoresistive behavior of n + -diffusions in monocrystalline CMOS-processed silicon is calibrated by independent measurements of the three piezoresistive π -coefficients. These are obtained by subjecting integrated resistors on test chips to three distinct stress fields, (a) using a four-point bending bridge [1-4] and (b) applying a pressure perpendicular to the die surface. This represents a novel method to calibrate stress sensor test chips. The experimentally induced stresses are computed by finite element analysis. Values of π 11 = (-3.68 ± 0.24) x 10 -4 MPa -1 , π 12 = (2.24 ± 0.18) x 10 -4 MPa -1 , and π 44 = (-1.59 ± 0.09) x 10 -4 MPa -1 are obtained.
Introduction
Integrated stress sensor test chips have been widely used to characterize microelectronic packaging technologies [2, 5] . The effect most often exploited is the piezoresistivity of silicon. For such a demanding application, careful calibration of the relevant piezoresistive coefficients π 11 , π 12 , and π 44 is necessary. These parameters depend on dopant level and temperature. Previous work [4] has reported values of π S = π 12 + π 11 and π 44 measured using a four-point bending bridge (FPBB) and resistors with orientation [110] parallel and [110] perpendicular to the bending plane. To separate π S into its two components, the approximate relation π 11 ≈ -2 π 12 [2] has often been used, which is valid only for n-silicon. This paper reports the independent determination of all three π -coefficients of an n + -diffusion of a commercial CMOS process in view of its use in integrated stress sensors. Two linear combinations of the π -coefficients are measured with a conventional FPBB [3, 4] . A third combination is accessed by subjecting n + -resistors to a perpendicular pressure. The resulting stress field is complementary to that achievable with the FPBB.
Test structures and chips
We designed two n + -doped serpentine resistors on (100) p-substrate. Their layout is shown in Fig. 1 . Six terminals enable accurate four-wire resistance measurements on each resistor. Each has a resistance of roughly 10 k Ω at 25 ° C. The resistors are located on test chips of size 4.58 mm x 4.79 mm x 0.52 mm. The distances of the left resistor in Fig. 1 from the left and lower edges of the chips are 1.675 µ m and 345 µ m, respectively. The resistors were fabricated with the commercial 2 µ m CMOS process alp2lv of EM Microelectronic-Marin SA, Switzerland. The NMOS source/drain diffusion with a sheet resistance of approximately 21 Ω was used for the resistors. 
Experimental
The test chips were attached onto the center of 0.9 mm thick, 20 mm wide, and 130 mm long steel ribbons, with the [110]-resistor parallel to the long sides of the ribbon. The die attach material, STYCAST ® 2651, has a thickness of 35 ± 15 µ m. Electrical contact was established by wire bonds connecting the bonding pads on the chip to a PCB, and from there to the measurement instruments. The PCB is locally glued to the ribbon in such a way that it minimally influences its bending deformation. In the FPBB setup [1] , the ribbon is bent by two pairs of rods, the outer and inner pairs being 120 mm and 40 mm apart, respectively. A series of controlled stress levels was applied by moving the inner rods upwards from 0 mm to 2 mm in steps of 0.5 mm.
Resistance changes of each resistor were determined after each step. This induces linearly increasing in-plane stresses in the resistors. Resulting relative resistance changes are shown in Fig. 2(a) . Slopes of the experimental data are (-7.35 ± 0.04) [110]
[110]
respectively. Sample-to-sample variations may be due to different adhesive thicknesses and process-inherent doping variations and are shown in Fig. 2(a) . The two slopes yield two linear combinations of the π -coefficients. In the second experiment, the chips were subjected to a vertical force. The load was exerted by the circular base of a plastic tool 320 µ m in diameter mounted at the end of a lever with movable weight. This situation induces perpendicular as well as in-plane stresses in the test structures. Relative resistance changes as a function of perpendicular pressure are shown in Fig. 2(b) . The experimental slope is (-1.24 ± 0.03) x 10 -4 MPa -1 . This corresponds to a third linear combination of the π -coefficients.
Numerical Simulation and Results
To evaluate the π -coefficients, the stress levels caused by the experimental deformations must be quantitatively known. We used the finite element (FE) analysis toolbox SOLIDIS [6] to compute the stresses at the sensor locations. The finite elements chosen are well suited for geometries with high aspect ratios. Figure 3 shows examples of meshes used to simulate the FPBB and vertical force setups. The accuracy of the results were verified with different meshes with element counts between 2000 to 20000. The results varied by less than ± 2 %. The mechanical anisotropy of silicon was fully taken into account by way of its stiffness matrix, as given in Ref. [2] . 220 MPa [7] and 5 MPa [8] were taken for Young's moduli of, respectively, the steel ribbon and the adhesive. Corresponding Poisson's ratios are 0.29 [7] and 0.33 [9] . 
Conclusions
We determined the three piezoresistive coefficients π 11 , π 12 , and π 44 of n + -diffusions fabricated in commercial CMOS technology. This was achieved by a combination of the conventional approach using a four-point bending bridge with a novel, complementary, experimental setup with vertically applied pressure. The experimental values of π 11 and π 12 show that relations such as π 11 ≈ -2 π 12 have to be considered with care. 
